Author Topic: TE0820-04-4AE21FA - Xilinx Tri-Mode Ethernet MAC - RGMII Issue  (Read 2421 times)


  • Active Member
  • *
  • Posts: 1
TE0820-04-4AE21FA - Xilinx Tri-Mode Ethernet MAC - RGMII Issue
« on: February 10, 2021, 11:14:47 AM »

I am designing an architecture utilizing the AXI 1G/2.5G Ethernet Subsystem (including the evaluation license for the Xilinx TEMAC Core) for the TE0820 FPGA Board.
Block Design is shown in the respective Figure1.

The Hardware configuration is the following:

CarrierBoard: TE0706-03 (
FPGA Board: TE0820-04-4AE21FA (

I am using the J2A RJ45 Ethernet Port (SCH-TE0706-03, page 4 -
According to the TRM and the schematic documentation, this port is connected to the ETH PHY 88E1512 U6 and the RGMI Interface is connected to specific pins of the HP BANK 65 of the TE0820 Zynq Ultrascale Plus FPGA.
I have an issue assigning the rgmii_txc clock signal (on the FPGA design side) at the L7 PAD (IO_L13P_T2L_N0_GC_QBC_65, B65_L13_P) of the FPGA.
VIVADO gives me the following messages:
1) L7 is an invalid placement site, Figure2.
2) The invalid assignment results in the DRC Error, Figure3

Any ideas on how to resolve this issue? Is there any incompatibility matter that I am missing?
I would appreciate your contribution.

Best regards,
Nikolaos Toulgaridis
University of Patras
« Last Edit: February 10, 2021, 11:18:48 AM by toulgaridis »


  • Administrator
  • Hero Member
  • *****
  • Posts: 2060
Re: TE0820-04-4AE21FA - Xilinx Tri-Mode Ethernet MAC - RGMII Issue
« Reply #1 on: February 10, 2021, 11:27:15 AM »
we never test this combination with xilinx AXI 1G/2.5G IP (maybe there are some special restriction from Xilinx (Check IP maybe there are some advanced setting to change this)).

We have only TE0720 Reference design with TEB0706, where we use Zynq GEM with MIIto RGMII IP:
Source code of the Design is available on the download area:

I think the same should work with TE0820 (use correct Pin assigned for TE0820).