Recent Posts

Pages: [1] 2 3 ... 10
1
UltraScale / Re: Sata communication
« Last post by IhebHnaien on March 26, 2020, 04:19:17 PM »
Hi,

I still have the same problem.
1/ Petalinux Project
I created first a petalinux project on the Virtual machine. And I created a BIF File (you can find below its content). Then I copied the linux folder and the bif file from the virtual machine through the shared folder.

2/ Vitis
Then I created a platform on Vitis:
       1- I used my xsa file and I have selected Linux as my os
       2- I left the "generate boot components" selected
       3- I added the Paths of the bif file, Linux Directory, boot components directory and the sysroot directory
       4- I copied the FSBL Files of the reference design as described on your website.
       5- Then I builded the Platform but it's still out of date

PS: I tried to not use the auto-generated boot components and instead of it I used the zynqmp_fsbl.elf File for the the FSBL and the pmufw.elf File  for the PMU (both are created by petalinux). And unfortunately I still have the same problem.

BIF File:
the_ROM_image:
{
   [bootloader, destination_cpu=a53-0] /home/iheb/Desktop/patalinux_sata/images/linux/zynqmp_fsbl.elf
   [pmufw_image] /home/iheb/Desktop/patalinux_sata/images/linux/pmufw.elf
   [destination_device=pl] /home/iheb/Desktop/patalinux_sata/images/linux/system.bit
   [destination_cpu=a53-0, exception_level=el-3, trustzone] /home/iheb/Desktop/patalinux_sata/images/linux/bl31.elf
   [destination_cpu=a53-0, exception_level=el-2] /home/iheb/Desktop/patalinux_sata/images/linux/u-boot.elf
}

BR
Iheb
2
Hi John,

So it's just a typo in the PDF file.. Oke, good to know.
Thank you for your quick help.

Best regards,

Michel
3
Trenz Electronic FPGA Modules / Re: zynqberry TE0726 M rpicam connection failed
« Last post by JH on March 24, 2020, 04:38:50 PM »
Hi,
so Hardware is ok.

These are the only free points where we influence the stream:
1. PL Design
2. FSBL, which starts DMA
3. Linux init (init.sh) scripts which enable camera stream on PL (I think this part is missing or did you include this, or did you include this part directly as app or so?)

what we have change on petalinux is described here:
https://wiki.trenz-electronic.de/display/PD/TE0726+Zynqberry+Demo1#TE0726ZynqberryDemo1-SoftwareDesign-PetaLinux
--> the parts which will be done by xsa import and from default setup from xilinx is not included. In this case you must recreate our petalinux design one time again with petalinux build envirment (you can also use our petalinux  template instead to select our changes manually) after you has generate it again you can extract all files you want from the normal petalinux project.

br
John



https://wiki.trenz-electronic.de/display/PD/TE0726+Zynqberry+Demo1#TE0726ZynqberryDemo1-SoftwareDesign-PetaLinux
4
Hi,
can you test one time prebuilt files please? They should work.

there are 3 parts which works together:
1. PL Design
2. FSBL, which starts DMA
3. Linux init (init.sh) scripts which enable camera stream on PL (I think this part is missing or did you include this, or did you include this part directly as app or so?)
I also see only fb0 on your boot log, like Alex mentioned, but there should be 2

Point1 is the same on all 3 demos. Different is only FSBL DMA access and linux part.

we use only petalinux to generate linux parts, what we have changed manually are described here:
https://wiki.trenz-electronic.de/display/PD/TE0726+Zynqberry+Demo1#TE0726ZynqberryDemo1-SoftwareDesign-PetaLinux
we provide also a template project with our changes:
https://wiki.trenz-electronic.de/display/PD/TE0726+Zynqberry+Demo1#TE0726ZynqberryDemo1-DesignSources
--> use this template instead of generating a new petalinux project, see also https://wiki.trenz-electronic.de/display/PD/PetaLinux+KICKstart

I would recommend to test at first prebuilt files, than regenerate everything without changes(use our petalinux template)  and than start to modify like you which. 

br
John


Hi John,
I tried the prebuild data and it works. I used the fsbl and image.ub from  prebuild folder. But I like to have access to the camera using PYNQ. I used the same configuration and device-tree as it is mentioned in the demo1.

Hi,
remove the camera frame buffer. On Demo1 only one frame buffer is need. Camera is setup by DMA controller over FSBL(see FSBL code). With petalinux this is ignored (So demo1 is working on our place). Sorry this was my mistake, i've expected you should see 2 framebuffer on demo 1, but demo1 need only one.

br
John

I erased the framebuffer for the camera but still I cannot see it as a device (fb). Is there any configuration which is not mentioned in the kernel configuration?

Regards,
Perjikolaei
5
UltraScale / Re: Sata communication
« Last post by JH on March 24, 2020, 04:09:36 PM »
Your Screenshot is only REF CLK selection and expected CLK.

SI5345 will be initialisation is done with FSBL.

Please check our reference design:
https://wiki.trenz-electronic.de/display/PD/TE0808+StarterKit
https://wiki.trenz-electronic.de/display/PD/TE0808+StarterKit#TE0808StarterKit-Application

br
John
6
Hi,
https://shop.trenz-electronic.de/en/Download/?path=Trenz_Electronic/Modules_and_Module_Carriers/2.5x6.15/TEM0001/Reference_Design/lab_guides
for
--> SMF2000_Cortex_M3_PWM_lab_guide_Lib12_SC6.pdf
use
 --> SMF2000_Cortex_M3_PWM_lab_sources.zip

br
John
7
Dear John,

If you follow the instructions described in SMF2000_Cortex_M3_PWM_lab_guide_Lib12_SC6.pdf you will see on page 7 the following text:

Use ArrowTraining.zip to extract the required lab files to <C:/ArrowTraining/ on the HDD of your PC. Confirm that a
folder named ArrowTraining containing 3 sub-folders named constraints, Hex_file and Script were extracted.


But, the ArrowTraining.zip is not provided and the TCL script gives therefor an error...

Best regards,
  Michel
8
UltraScale / Re: Sata communication
« Last post by IhebHnaien on March 24, 2020, 01:24:08 PM »
Here are some screenshots showing the initializations that we have made.
9
UltraScale / Re: Sata communication
« Last post by JH on March 24, 2020, 12:46:20 PM »
you has initilised PLL correctly?
br
John
10
UltraScale / Re: Sata communication
« Last post by IhebHnaien on March 24, 2020, 12:44:46 PM »
Hi,

We used PLL from the Module.

BR
Iheb
Pages: [1] 2 3 ... 10