Trenz Electronic GmbH Support Forum

Trenz Electronic Products => Trenz Electronic FPGA Modules => Topic started by: geimel on June 09, 2016, 10:06:53 AM

Title: TE0701 LVDS connection Problem p -> n n->p
Post by: geimel on June 09, 2016, 10:06:53 AM
Hello,
I'll use the Camera Link Connector of the TE0701 Carrier Board.
There some connections and  Signal Names where Trenz an Xilinx are not get together.
In the attachement is a part of the TE0701 schematic shown.
For example, the CL_CC4_N signal is connected to J18_B34_T1_L7P.
Why is the N Signal connected to the P pin?
As result, all signals are inverted.

Title: Re: TE0701 LVDS connection Problem p -> n n->p
Post by: Antti Lukats on June 10, 2016, 09:16:25 AM
correct, you need very carefully check the assignment, for CL camera or grabebr configuration and perform inversion where needed.