News:

Attention: For security reasons,please choose a user name *different* from your login name.
Also make sure to choose a secure password and change it regularly.

Main Menu

Recent posts

#31
Trenz Electronic FPGA Modules / Generating FSBL for TE0720-04-...
Last post by neels - September 10, 2024, 03:48:42 PM
I recently got a couple of the following modules and trying to boot them. https://shop.trenz-electronic.de/en/TE0720-04-61Q33MA-SoC-Module-with-AMD-Zynq-7020-1Q-Automotive-1-GByte-DDR3-4-x-5-cm

I am able to boot the module with the reference design provided by Trenz.

When I tried to boot with my custom petalinux build, I found that the module was starting with the FSBL but not progressing beyond it. So I tried to use the reference FSBL provided in the reference design (TE0720-test_board-vivado_2021.2-build_11_20220202131818\test_board\prebuilt\software\1qf_1gb\fsbl.elf) and stitch it with my u-boot and image.ub and generated a BOOT.BIN. The BOOT.BIN progressed beyond FSBL, uboot, kernel and could see the boot prompt.

I wanted to regenerate FSBL myself instead of using the above. So, I checked through the scripts folder (TE0720-test_board-vivado_2021.2-build_11_20220202131818\test_board\scripts) and it appears Trenz generates FSBL using Vitis.   
 
So, I wrote a simple script (refer below) to generate FSBL(with Trenz modifications in TE0720-test_board vivado_2021.2-build_11_20220202131818\test_board\sw_lib\sw_apps\zynq_fsbl\src) using Vitis, integrated it with my u-boot and image.ub and generated an image. The resulting image didn't work pass beyond FSBL stage on TE0720-04-61Q33MA module. I tested the image on a TE0720-03-1CR module and it worked (passed beyond FSBL).

platform create -name {trenz}\
-hw [lindex $argv 0]\
-proc {ps7_cortexa9_0} -os {standalone} -out {.}

# update only the following files
file copy -force te_fsbl_files/te_fsbl_hooks.c trenz/zynq_fsbl/te_fsbl_hooks.c
file copy -force te_fsbl_files/te_fsbl_hooks.h trenz/zynq_fsbl/te_fsbl_hooks.h
file copy -force te_fsbl_files/te_fsbl_hooks_te0720.c trenz/zynq_fsbl/te_fsbl_hooks_te0720.c
file copy -force te_fsbl_files/te_fsbl_hooks_te0720.h trenz/zynq_fsbl/te_fsbl_hooks_te0720.h
file copy -force te_fsbl_files/fsbl_hooks.c trenz/zynq_fsbl/fsbl_hooks.c
file copy -force te_fsbl_files/fsbl_hooks.h trenz/zynq_fsbl/fsbl_hooks.h
file copy -force te_fsbl_files/main.c trenz/zynq_fsbl/main.c

platform write
platform generate -domains
platform active {trenz}
platform generate
bsp reload
bsp setlib -name xilffs -ver 4.6
bsp write
bsp reload
catch {bsp regenerate}
platform generate -domains standalone_domain
platform generate -domains zynq_fsbl

So I am slightly puzzled on why my above FSBL modification works for the TE0720-03-1CR module but not on TE0720-04-61Q33MA module.

I will be happy to know if I have missed something obviously while generating my FSBL, if I need to add anything more for the FSBL generation, and if there is something more that needs to be updated in the FSBL to get the TE0720-04-61Q33MA module working.
#32
EDDP-EDPS Support / TE0950 Versal support on Vitis...
Last post by jlei - September 09, 2024, 01:35:01 PM
Hi,  I am trying to create the XSA file that can be used in Vitis to run some Versal examples. I could not find the dedicated tutorial on how to proceed. Thus I had some attempts and could not make it work. Here is what I did:

I followed the tutorial https://wiki.trenz-electronic.de/display/PD/TE0950+Test+Board and chose option 0 in the bash script. The script generated vivado project file, I opened it using Vivado 2023.2. Then, I exported the XSA using the hardware export function in GUI.
I later went to Vitis 2023.2 and added the XSA file into the AI Engine creation setup where you create an AIE-only project. The guide asked for XSA, and I chose the XSA file generated by the script, but Vitis said this board file did not support Versal AIE. I also noticed that in the board schematic view of the Vivado project, I could not find the Versal module. Does it mean the Vivado project does not include the Versal module at all, so the Vitis Versal flow will not accept the XSA file?

In summary, I am attempting to run a Versal AIE-only design in Vitis with the TE0950 board; I described my attempts, and can you provide some advice on how I should proceed?
Thanks.

#34
Trenz Electronic FPGA Modules / TEI0022 DataStorm FPGA DDR3 me...
Last post by MR - September 06, 2024, 05:03:35 PM
I am trying to use the FPGA ddr3 memory and have not been able to find a reference design.  I do not have a need for the HPS as I just want to use FMC pins, pmod, and the FPGA ddr3 memory.

I have created pinout constraints from schematic but looking for the correct memory parameters.  An example design would be great to test out the board prior to design changes.

appreciate the assistance. 

-Matt
#35
Trenz Electronic FPGA Modules / Re: Board Files for Vivado 202...
Last post by JH - September 06, 2024, 11:51:05 AM
Hi,
you mean 2024.1?
How did you installed board files? AMD GIT? This files are currently not up to date. Can you described what's not working?
We offer am reference design:
https://wiki.trenz-electronic.de/display/PD/TE0711+Test+Board
Board Files will be installed locally when you create the project with the scripts.
Alternativ options:
https://wiki.trenz-electronic.de/display/PD/Installation
Note AMD Git is at the moment not up to date, so Option 3 or Option 4 is an alternative.

br
John
#36
Trenz Electronic FPGA Modules / Re: Vivado Board File for TE07...
Last post by JH - September 06, 2024, 11:44:58 AM
Hi,

we offer am reference design:
https://wiki.trenz-electronic.de/display/PD/TE0714+Test+Board
Board Files will be installed locally when you create the project with the scripts.
Alternativ options:
https://wiki.trenz-electronic.de/display/PD/Installation
Note AMD Git is at the moment not up to date, so Option 3 or Option 4 is an alternative.

br
John
#37
Trenz Electronic FPGA Modules / Board Files for Vivado 2024.1
Last post by Hans1255 - September 06, 2024, 10:25:22 AM
I'm using the TE0711 and like to install the Board Files.
The installation failed on the AMD/Xilinx version 2024.4.
#38
Trenz Electronic FPGA Modules / Re: Vivado Board File for TE07...
Last post by Muhammad Ali Khan - September 05, 2024, 01:22:42 PM
Quote from: Karim Damji on November 08, 2021, 07:42:13 PMI managed to find board files for the TE0714 in the Trenz reference design, and manually added the four board folders for the TE0714 variants to Vivado's board repository directory.  I can now successfully select the TE-0714 board file from Vivado 2019.1.

Hello,
I am new to this board as well and would appreciate if you could share how did you manage to to get the board files in more detail.
Thank You.

Regards,
Muhammad Ali Khan.
#39
Trenz Electronic FPGA Modules / Re: How to find out how many I...
Last post by JH - September 03, 2024, 12:38:46 PM
Hi,
sorry for late reply.
On 7 Series FPGA IDDR Logic is available on all HP and HR IOs, see:
https://docs.amd.com/v/u/en-US/ug471_7Series_SelectIO
--> See Chapter 2 page 105 and ILOGIC Resources
On U and U+ Zynq it's same for HP and HR IO Banks.
-->See Chapter 2 page 144ff and ISERDES
HD banks haven't this resources.
--> See chapter 3 page 339

HP Banks supports IO Standards with max 1.8V, HR IO Standards up to 3.3V

Unfortunally we haven't so much Trenz Modules with >80 differential HP and/or HR IOs:
TE0865(U+ Zynq) with 126 differential HP IOs on B2B connector
TE0745(7 Series Zynq) with 72 diff. HP and 48 diff. HR IOs on B2B connector
For modules you need also a carrier, but we haven't a carrier for all of them where all IOs are available on some breakout connector like fmc.

Motherboard
TEB0911 with 96 diff HP on different FMC connectors

br
John
#40
CYC1000 community projects / Re: I present a comunity of IN...
Last post by Subcritical - August 22, 2024, 11:49:41 AM
Core Next186 a clone i80186 that has 80Mips with MPU401 this port belongs to @distwave81. In these videos The Raspberry PI act as a synthesizer.

In This vídeo the Netx186 plays Monkey Island:

In This vídeo the Next186 plays Cool Spot:

In This video the Next186 plays Wing Commander:

Some benchmarcks of Next186:

Sources:
https://github.com/AtlasFPGA/Next186_SoC