News:

Attention: For security reasons,please choose a user name *different* from your login name.
Also make sure to choose a secure password and change it regularly.

Main Menu

Recent posts

#11
UltraScale / TE0802 Enable RPU
Last post by olsky - September 25, 2024, 02:52:31 PM
Hi there,

would it be possible to have a detailed info on hot to modify the existing TE-test-board project (vivado+vitis) to enable RPU / R5?

I have started the preloaded binaries on TE0802 -- but the r5 is not available in device_tree. So I would like to use the same sample-app and PL but with R5 accessible from PetaLinux (remoteproc).

Thank you in advance
#12
Trenz Electronic FPGA Modules / TE0715 new reference design?
Last post by Swiss222 - September 23, 2024, 01:55:49 PM
Hello,
When can I expect a new version of the reference design for TE0715?

https://wiki.trenz-electronic.de/display/PD/TE0715+Test+Board

It has been over 14 months since the update to Vivado/Petalinux 2022.2 and with the new EU Cyber Resilience Act coming in, it won't make any sense to work on deprecated linux versions that won't be supported for much longer.
In my experience, working on a new petalinux version without the reference design would be reinventing the wheel, it would cost our company valuable time and money. We bought 40 of these boards and plan to buy more, but only if we can expect some support from Trenz, otherwise we will have to cut our losses I'm afraid.

Thanks for any information!
#13
Trenz Electronic FPGA Modules / Re: QSPI Flash Issues on TE074...
Last post by JH - September 23, 2024, 08:17:44 AM
Hi,
strange, but good to hear that you narrow down the issue.
I use Vitis classic until know, so I've not much experience with new vitis unified.

Can you compare one time the *.bif file which was used to generate the boot.bin. Maybe there is some different.

br
John
#14
CYC1000 community projects / Re: I present a comunity of IN...
Last post by Subcritical - September 22, 2024, 08:26:29 AM
The first console implemented in CYC1000:

GAMEBOY adapted from the SameBoy project https://github.com/LIJI32/SameBoy/

The github adapted version "CYC1000" of Gameboy in HDMI, the sources came from MiST FPGA Platform:
https://github.com/AtlasFPGA/gameboy
#15
Trenz Electronic FPGA Modules / Re: Generating FSBL for TE0720...
Last post by neels - September 20, 2024, 12:41:59 PM
Hi John,

Thanks for the suggestion.
The DDR3 memory size was the issue that was preventing the FSBL from booting.
The issue is now fixed.

Thanks,
Neels
#16
Trenz Electronic FPGA Modules / Re: QSPI Flash Issues on TE074...
Last post by alaney - September 19, 2024, 11:28:23 AM
UPDATE:

I have built my design using 2024.1 "classic" and that BOOT.bin file works when programmed into QSPI flash. So, this is definitely something to do with the new Vitis tool. Just seems odd that a "new" Vitis created a BOOT.bin is ok on an SD card, but fails in QSPI flash.
#17
Trenz Electronic FPGA Modules / Re: QSPI Flash Issues on TE074...
Last post by alaney - September 18, 2024, 04:17:39 PM
Our SoM has QR Code: 727724

I have tried the following so far:

1) SPI flashed your hello BOOT.bin file and that worked

2) Using Vitis "classic" 2024.1 instead of the new Vitis tool, I created a "peripheral test" example app still targeting my actual 2024.1 Vivado design. This also worked using QSPI.

3) I am now in the process of porting my SW across to Vitis "Classic" to see if that works.

Can you think of any reason why the new Vitis tool "may" have an issue, but only with QSPI flash? I guess there could be some setting in the FSBL that is built into the BOOT.bin that only causes an issue with QSPI? (I would quite like to get this working with the new Vitis tool if possible)

#18
Trenz Electronic FPGA Modules / Re: TEI0022 DataStorm FPGA DDR...
Last post by MR - September 18, 2024, 12:14:10 AM
Thanks for the reply, but this design only has the HPS memory.  I am looking for a design that utilizes the DDR3 attached to the non-HPS pins.

Thanks,
Matt
#19
EDDP-EDPS Support / Re: TE0950 Versal support on V...
Last post by M Kirberg - September 17, 2024, 10:18:27 AM
Hi,

you need the extensible platform flow.
Please write to trenz support email then I can provide you with a working TE0950 AI example code.

br
#20
Trenz Electronic FPGA Modules / Re: QSPI Flash Issues on TE074...
Last post by JH - September 16, 2024, 09:05:52 AM
Hi,
your programming steps looks fine. You programmed QSPI with SD insert, so it was QSPI boot mode, but with older your SDK Version it's no matter, problems are only with newer one. When you change Boot Mode to JTAG only(without SD and DIP S1-1 OFF, than it should also be possible with newer Vivado/Vitis Version(but you need correct project with correct FSBL in this case too)).
Your Boot.bin should normally also be fine when it boots from SD.

At the moment I would expect it should works.

Do you see something on uart when you try to reboot with reset button from TE0790 programmer?
Can you tell me which assembly variant of the TE0745 you has or alternatively the serial number of the module(it's on the small sticker with QR Code)?

Can you try out one time our reference design boot.bin please?
https://wiki.trenz-electronic.de/display/PD/TE0745+Test+Board
-->direct Download link:https://shop.trenz-electronic.de/trenzdownloads/Trenz_Electronic/Modules_and_Module_Carriers/5.2x7.6/TE0745/Reference_Design/2023.2/test_board/TE0745-test_board-vivado_2023.2-build_4_20240220094718.zip

Download includes also prebuilt binaries, use hello TE0745 example Boot.bin at first.

br
John