Trenz Electronic GmbH Support Forum

Trenz Electronic Products => Trenz Electronic FPGA Modules => Topic started by: mer on September 23, 2022, 12:24:32 AM

Title: TE0820 Custom Carrier DisplayPort Implementation
Post by: mer on September 23, 2022, 12:24:32 AM
Using TEBF0808 as a reference I noticed that the the DPAUX signals (OE, HPD, AUX_IN, AUX_OUT) are routed to one of the CPLDs. I'm assuming this is because these signals are 3.3V and the CPLD is essentially serving as a level shifter to 1.8V since all MIO are 1.8V on the carrier. Would it be appropriate to use a SN74A type level shifter instead? Should I remove the resistors (R40, R41) from HPD? Any other considerations? Thank you.
Title: Re: TE0820 Custom Carrier DisplayPort Implementation
Post by: Vitali on September 23, 2022, 09:00:06 AM
Hi,
TEBF0808 is the carrier board for TE0803/TE0807/TE0808. If you are using the TE0820 micromodule, the MIO Bank501 is connected to 3.3V and you don't need to use a level translator. The HPD signal should be pulled down by at least 100k and you can remove the resistors R40, R41 in your project.
Title: Re: TE0820 Custom Carrier DisplayPort Implementation
Post by: mer on September 23, 2022, 05:09:58 PM
Oops, messed up the title. Making a custom carrier for TE0808 so MIO is all 1.8V.
Title: Re: TE0820 Custom Carrier DisplayPort Implementation
Post by: Vitali on September 26, 2022, 03:36:56 PM
If you don't like using a CPLD, you can use a level translator as an alternative.