Recent Posts

Pages: [1] 2 3 ... 10
1
Trenz Electronic FPGA Modules / Re: TE0715 ethernet link problem
« Last post by JH on August 12, 2022, 09:48:30 AM »
Hi,
Quote
We do not have a test board from Trenz, the modules are used in conjunction with our own boards which do not have an sd card
Ok. But you can program boot.bin into qspi and stop on uboot console. check if uboot get eth link with our design(dhcp or static ip....). Note: 21.2 uboot need boot.scr file from sd normally, in case it's not available it will try several boot options to find correct files...(default things from Xilinx new flow....).  Cancel this process and try to check eth with uboot commands, if you want.


In general it's hard to help you without more information and informations that contradict each other...


First your wrote:
Quote
There was a problem with the ethernet link - it does not up, and all modules with a commercial temperature range have this problem.
--> All commercial has problems...
Than:
Quote
For example, modules with serial numbers 619453, 619454 work correctly, ethernet works, but modules 619449-619451 do not establish a connection.
--> here 2 commercial works...

What's with the boot protocol from your design. One working and one failing protocol.

I've checked test reports from 619449-619451 and ETH was working before we shipped the modules.

br
John
2
Trenz Electronic FPGA Modules / Re: TE0715 ethernet link problem
« Last post by svedach on August 12, 2022, 08:41:38 AM »
We do not have a test board from Trenz, the modules are used in conjunction with our own boards which do not have an sd card
3
Trenz Electronic FPGA Modules / Re: TE0715 ethernet link problem
« Last post by JH on August 12, 2022, 07:04:09 AM »
Hi,
Quote
Unfortunately I can't use your firmware.
why?
Quote
For example, modules with serial numbers 619453, 619454 work correctly, ethernet works, but modules 619449-619451 do not establish a connection.
that's all TE0715-04-30-1C from 2020 --> all are commercial.

Can you share boot log of working and non working module?
br
John
4
Trenz Electronic FPGA Modules / Re: Boot TE0720 problem on a custom carrier
« Last post by JH on August 12, 2022, 06:58:18 AM »
Hi,

I will check your schematics during the next week and send you feedback. It's also possible to check one time your final new revision. The check usually takes 1-2 weeks, but since it is free of charge, there is no guarantee of completeness. But it helps in all if once again someone else looks at it.
PS: I send you also short note on your email.

br
John
5
Trenz Electronic FPGA Modules / Re: Boot TE0720 problem on a custom carrier
« Last post by joaquinlc on August 11, 2022, 02:03:45 PM »
Hi John,
Thank you for your support.
I see now the problem. I did not read properly the directions on this subjet in the TRM.

Regarding LED2, is 50/50 fast blinking (SD boot). If we remove the SD card then is slow blinking.
I send you the actual schematics to support@trenz-electronic.de. I will add in the subject "MCSERVER Schematics".
What it would be interesting for me is, once the changes be done, if you could check this new version of the schematics. Woudl it be possible? It will be available in several weeks, just to test everything before.
Regards,
Joaquin.
6
Trenz Electronic FPGA Modules / Re: TE0715 ethernet link problem
« Last post by svedach on August 11, 2022, 09:49:47 AM »
Unfortunately I can't use your firmware.
For example, modules with serial numbers 619453, 619454 work correctly, ethernet works, but modules 619449-619451 do not establish a connection. The project is the same for all modules.
7
Trenz Electronic FPGA Modules / Re: TE0715 ethernet link problem
« Last post by JH on August 11, 2022, 09:21:43 AM »
Hi,

Temperature range is no matter, speed grade also (because ETH PHY is connected on PS--> as long as you mean with Ethernet the  ETH over on board PHY). Can you also test one time our reference design. please,
https://wiki.trenz-electronic.de/display/PD/TE0715+Test+Board
https://wiki.trenz-electronic.de/display/PD/TE0715+Test+Board#TE0715TestBoard-Download
https://wiki.trenz-electronic.de/display/PD/TE0715+Test+Board#TE0715TestBoard-Getprebuiltbootbinaries

Download includes also binaries, so you can test directly. --> Copy linux binaries of your assembly variant on sd card and boot from sd.

Can you tell me also the exact article number of both module.Or send me the serial number (it's on the small white sticker with QR code), of both modules to support@trenz-electronic.de , so I can check it in detail.
br
John
8
Trenz Electronic FPGA Modules / TE0715 ethernet link problem
« Last post by svedach on August 11, 2022, 08:51:14 AM »
We usually use TE0715 modules with industrial temperature range Zynq7030, but now due to some circumstances we need to use commercial temperature range modules. There was a problem with the ethernet link - it does not up, and all modules with a commercial temperature range have this problem. The same design works fine on all industrial temperature range modules. Are there any differences in circuitry or something else between these modules? What could be the reason?
9
Trenz Electronic FPGA Modules / Re: Boot TE0720 problem on a custom carrier
« Last post by JH on August 11, 2022, 07:02:11 AM »
Hi,
Quote
Regarding leds:
LED2 (D5 on board), red, flashing.
LED3 (D4 on board), always on.
LED2: 50/50 duty cycle for and slow blink(QSPI mode) or fast blink(SD boot)?
Or is the duty cycle not equal (1/8 On and 7/8 off)?

Quote
For the power supply, there is not any special sequencing (see previous image Power_supply.JPG). 3.3V is the same as VCCIO_CA, VCCIO_CB and VCCIO_CC. All are the same signals but with different names, just to keep some compatibility between different schematics used to make our design.

You mean without sequencing? all Power Inputs are enabled to the same time? That's not good, in this case you will back source the module over FPGA banks, which can destroy the FPGA, maybe this will interrupted also booting.
Some notes regarding this topic: https://wiki.trenz-electronic.de/display/PD/FAQ
Point: Power sequencing for variable IO banks and connected periphery
In most case IOs should be enabled after core voltages are powered on.  Some module output voltage can be used to enable carrier power regulator for variable bank powers and connected periphery.
https://docs.xilinx.com/v/u/en-US/ds187-XC7Z010-XC7Z020-Data-Sheet
https://support.xilinx.com/s/article/37347?language=en_US


So for TE0720:
1. supply 3.3VIN and VIN (either together or at first 3.3VIN and than VIN)
2. Wait until 1.8Vout or 3.3Vout is available on the B2B connectors and enable all other variable bank powers (in your case you can use power switch for example) and IO periphery with this output voltage. Important: for TE0720, Bank34 must be supplied otherwise module will be not come ready.
Use power good signal only for monitoring. With newest firmware PGOOD can also be used as additional boot mode pin, to select more than 2 boot modes, see:
https://wiki.trenz-electronic.de/display/PD/AVN-20220506+4+x+5+modules+controller+IOs+redefinition+and+CPLD+updates

Regarding your EN1 and NOSEQ:
They have week internal pullup on the module (CPLD), so it's normally better to add also pullup on the carrier and force to zero, in case you want to disable it.

 
PS: You can send your schematics as pdf also to support@trenz-electronic.de and we can check it one time, if you want.

br
John
10
Trenz Electronic FPGA Modules / Re: Boot TE0720 problem on a custom carrier
« Last post by joaquinlc on August 10, 2022, 12:33:19 PM »
Hello John,
Thank you for yout support.

Regarding leds:
LED2 (D5 on board), red, flashing.
LED3 (D4 on board), always on.

Regarding booting from SD or QSPI:
It happens on both.

For the control signals, we have a microswitch (see attached image Control_signals.jpg) and we can change the initial value. Actually 1-2-3 are in OFF state and 4 (EN1) is On, 3.3V.

For the power supply, there is not any special sequencing (see previous image Power_supply.JPG). 3.3V is the same as VCCIO_CA, VCCIO_CB and VCCIO_CC. All are the same signals but with different names, just to keep some compatibility between different schematics used to make our design.
Regards,
Joaquin.



Pages: [1] 2 3 ... 10