Trenz Electronic GmbH Support Forum

Trenz Electronic Products => Trenz Electronic FPGA Modules => Topic started by: swseo84 on July 12, 2019, 10:04:50 AM

Title: How to solve the error message while creating the project file?
Post by: swseo84 on July 12, 2019, 10:04:50 AM
Hello.

I have downloaded the reference design file, te0713-test_board_noprebuilt-vivado_2016.4-build_07_20170428101825.zip, then run "vivado_create_project_guimode.cmd".
While creating the vivado project file, following error occurs.
Please help me solve the issue.
Thank you.

--------------------------------------------------------------------------------------------
Loading device for application Rf_Device from file '7a200t.nph' in environment
C:/Xilinx/Vivado/2016.4/ids_lite/ISE.
child killed: floating-point exception
CRITICAL WARNING: [IP_Flow 19-1747] Failed to deliver file 'c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0/xit/synthesis.xit': Loading device for application Rf_Device from file '7a200t.nph' in environment
C:/Xilinx/Vivado/2016.4/ids_lite/ISE.
child killed: floating-point exception

ERROR: [IP_Flow 19-167] Failed to deliver one or more file(s).
ERROR: [IP_Flow 19-3505] IP Generation error: Failed to generate IP 'mig_7series_0'. Failed to generate 'Synthesis' outputs:
ERROR: [IP_Flow 19-98] Generation of the IP CORE failed.
Failed to generate IP 'mig_7series_0'. Failed to generate 'Synthesis' outputs:
ERROR: [BD 41-1030] Generation failed for the IP Integrator block mig_7series_0
--------------------------------------------------------------------------------------------
Title: Re: How to solve the error message while creating the project file?
Post by: JH on July 15, 2019, 08:38:23 AM
Hi,
so project generation with scripts works but when you run synthesises, you get this error?
Can you send me the whole log file, when you create the project.
But the error seems something relate with vivado installation, I found:
The solution seems to be :

br
John