News:

Attention: For security reasons,please choose a user name *different* from your login name.
Also make sure to choose a secure password and change it regularly.

Main Menu

ZynqBerry demo_1 fsbl

Started by stvo, February 09, 2017, 11:15:49 AM

Previous topic - Next topic

stvo

Hello,

I have a Design based on Trenz demo_1 with a rpi-cam. The modification is an additional IP in video_in between resize and VDMA for some further processing.

After creating a bin file with fsbl.elf, bit file and u-boot.elf, i flashed the zynq. And it works so far, it boots to petalinux. But the problem is i do not get camera frames on HDMI out!

The bit file is correct. I program the device through vivado with the original demo_1 bin file on zynq.

I also includes the vdma.c vdma.h and the modified fsbl_hook.c to my fsbl for direct camera view and rebuild it.

Is there another changes from TE in fsbl except vdma and fsbl_hooks?

And why is missing the vdma files in fsbl when i export my hardware?

Thanks,
Stefan

Oleksandr Kiyenko

Hello Stefan,

We need to define exact point of this problem.
Did you have some image on your screen ?
Did you modify petalinux settings or applications?
Is system works without your core?

In reference project you can fount complete FSBL source code, in this code
should be configured VTC, out DMA and in DMA to make demo works.

Best regards
Oleksandr Kiyenko

stvo

#2
Hallo Oleksandr,

"Did you have some image on your screen ? "
yes, u-boot image.

"Did you modify petalinux settings or applications?"
no, it is the petalinux image from demo_1 prebuild.

"Is system works without your core?"
yes

"in this code should be configured VTC, out DMA and in DMA to make demo works."
Do you mean the configuration in fsbl_hooks.c!?  I copied this files from TE fsbl to my new created fsbl...


Best regards,
Stefan

Oleksandr Kiyenko

Hallo Stefan

If system working without your core, the reason is in this core.
What exactly you want to do and can you show source code of this core?

Best regards
Oleksandr Kiyenko

stvo

Hallo  Oleksandr,

maybe i misunderstood the question
"Is system works without your core?"
The system without my core is the demo_1 and this worked, until now.  I made it worse! I am no longer able to Flash the device...

What i did is,
I created a boot.bin with my fsbl.elf and the bit file and uboot.elf from prebuild folder and flash the device succssefull!
But after reboot, there is no boot anymore and the fpga is not programmed , green LED is on!

So i tried to flash again with program_flash_binfile.cmd but i get Errors (file in attachment)


is there a way to reset the device xmd console or else?

Best regards,
Stefan


Oleksandr Kiyenko

Hallo Stefan,

can you please enable debug in FSBL and create and reflash BOOT.bin from SDK.

Best Regards
Oleksandr Kiyenko

stvo

#6
Hello Oleksandr,

i enabled debug mode an tied to reflash from SDK, but get the same error.

ERROR: Flash Operation Failed
ERROR(1):
        AP transaction timeout: ACK = 0x01, expected=0x02)
ERROR(1):
        AP transaction error (DP CTRL_STAT=0xf0000021)
ERROR(1):
        Could not stop the processor after reset

ERROR(1):
        AP transaction error (DP CTRL_STAT=0xf0000021)
ERROR(1): AP transaction error (DP CTRL_STAT=0xf0000021)
        Error Address = 0xf800025c, Size = 0x00000004

I have found an mistake I had made.  When generating the boot image i swapped the bitfile and u-boot.elf partitions.

Now i tried initialization and reset over XMD console

%connect arm hw

then reset
%rst

but get error :
Warning: could not stop the processor before reset
Cloud not stop the processor after reset

try to stop
%stop
Error: unable to stop processor. System could be in unknown state, please reset the system


I found out that i have to try multiple times to reset the system and at one time it successful resets the system!
so now it works to reflash! :-)

Best regards,

Stefan