News:

Attention: For security reasons,please choose a user name *different* from your login name.
Also make sure to choose a secure password and change it regularly.

Main Menu

TE0712 reference design for vivado 2015.4 with Ethernet and DDR

Started by maria, March 08, 2016, 05:04:14 PM

Previous topic - Next topic

maria

Hi,
Is there a reference design for TE0712 for 2015.4 similar to the one illustrated in Wiki section for vivado 2014.3 (interface connection between Processor and peripherals).
I would like to test peripherals with TE703 board (Ethernet, DDR) and It will be very helpful to have an example design with correct connections and constraints to start.
Thanks.

Antti Lukats

is in preparation, all modules get 2015.4 ref design done.


maria

Thank you, it is really helpful but I have some questions about the design.

First, I don't understand to what is connected the UART interface on the TE7012 board. Is it mapped to board connectors to be connected through a base board? and to what (I'm using the TE0703)?

I have another question about the ethernet clocking, there is a mismatch between Xilinx specifications and the design.t According to Xilinx Product Guide the MII to RMII ip and the Ethernet PHY should be clocked with the same clock to 50Mhz. I guess the Ethernet PHY on the board is clocked to 50Mhz but in the design the MII to RMII ip is clocked to 100Mhz. Is it normal?

Thanks.

Antti Lukats

TE0712 is kept as much as possible backward compatible to TE0720, where we had default UART pins (controlled by the CPU in zynq).

Those pins are by default used as UART on the baseboards, like TE0703

but on TE0712 all FPGA can be user defined, so if not needed those pins can be used for other purpose


Antti Lukats

you are asking about TE0720 in the thread "TE0712" ? those are different products. One is zynq one is artix based