News:

Attention: For security reasons,please choose a user name *different* from your login name.
Also make sure to choose a secure password and change it regularly.

Main Menu

Failed to upgrade TE0320-00_v1 EDK project to ISE 12.1

Started by bobf, July 07, 2010, 02:37:55 AM

Previous topic - Next topic

bobf

Hi,

I just bought a TE0320 board. I tried to load TE0320-00_v1 EDK project from TE0320-00 support pack rev1.2 into EDK 12.1. After EDK migration wizard automatically made some changes, and I manually moved up versions for MPMC and SPI, I got the following error:

ERROR:EDK:3449 - IPNAME:clock_generator INSTANCE:clock_generator_0 - D:\depot\FPGA\TE0320-00_support_pack_rev1.2\EDK\TE0320-00_v1\system.mhs line 213 - Removed core for architecture 'spartan3adsp'!

And then the project failed to open in XPS. I don't know what's wrong with the clock_generator in EDK 12.1.

I noticed that there are support pack for ISE 11.2 and 11.3. May Trenz Eelectronic also provide support pack for ISE 12.1? Such support pack would provide a good starting point for customers with ISE 12.x.

Thanks a lot,

bobf

Horsa

Hi bobf.

QuoteI just bought a TE0320 board. I tried to load TE0320-00_v1 EDK project from TE0320-00 support pack rev1.2 into EDK 12.1. After EDK migration wizard automatically made some changes, and I manually moved up versions for MPMC and SPI, I got the following error:
ERROR:EDK:3449 - IPNAME:clock_generator INSTANCE:clock_generator_0 - D:\depot\FPGA\TE0320-00_support_pack_rev1.2\EDK\TE0320-00_v1\system.mhs line 213 - Removed core for architecture 'spartan3adsp'!
And then the project failed to open in XPS. I don't know what's wrong with the clock_generator in EDK 12.1.

No, unfortunately I do not remember such an error message. Porting TE03xx reference design from one Xilinx EDK major version to the following one is not always a trivial task.

QuoteI noticed that there are support pack for ISE 11.2 and 11.3. May Trenz Eelectronic also provide support pack for ISE 12.1? Such support pack would provide a good starting point for customers with ISE 12.x.

We have a version for Xilinx EDK 12.1 in beta version.
It shall be released by the end of July, but if you want to have early access to such design, please contact us with a PM.

Kind regards,
- Horsa

Ales Gorkic

Dear Bob,

I looks like you have some very old project. You should manually upgrade the clock generator also (system.mhs).
The 3.02.a version works OK for 12.1:

BEGIN clock_generator
PARAMETER INSTANCE = clock_generator_0
PARAMETER HW_VER = 3.02.a

Horsa is right; the 12.1 projects are about to be released. There were custom cores updates necessary (most of the old libraries were deleted from EDK 12). This will probably be the next error you will encounter.

Best regards

Ales

bobf

Hi Horsa,

May you please let me know the new release date for supporting ISE 12.x?

Thanks,
bobf

Ales Gorkic

Dear BobF

We have managed to upgrade the design to 12.1 tools and also to 12.2, but with old cores.
The MPMC v6 does not work properly since it does not meet timing.
Designs will be available soon. For testing available immediatelly.

Best regards,

Ales

Horsa

Dear members,

we just released TE0300 / TE0320 support pack revision 8.0 for ISE/EDK 12.2:
   http://www.trenz-electronic.de/support/download-area.html

Kind regards,
- Horsa