Trenz Electronic Products > Trenz Electronic FPGA Modules

Timing constraints file for TE0710 periphery

(1/2) > >>


is there a timing constraints file for the periphery on the TE0710 board available? I checked the board files and couldnt find anything.

Hello toka,

there is no dedicated timing constraint file for the periphery. For what timing constraints exactly are you looking?

best regards


I am looking for the constraints of the input clock and the periphery like SPI flash, DDR, Ethernet. For my project, I will use additional periphery, ADC and DAC and will introduce timing constraints on these signals, so I was asking myself why there is no constraints file especially for the module.

i recommend you to start your design with our reference design. DDR, SPI, Ethernet and other peripheral are already implemented there.

All the used IOs in our reference design that are not constraint in the _i_io.xdc constraint file are constraint in the according board files -> part0_pins.xml. There you also can find the 100Mhz sys_clock which is connected to the FPGA Pin F4 with IOstandard SSTL15.
The interfaces defined in the board.xml file can be seen in Vivado > IP Integrator in the Board tab. They can be drag&dropped into the Block Design and should then appear orange in the board tab.

For all other IOs you want to use i advise you to look into the schematic.

I am already using the reference design.

In the part0_pins there are no timing constraints for the periphery signals.


[0] Message Index

[#] Next page

Go to full version