News:

Attention: For security reasons,please choose a user name *different* from your login name.
Also make sure to choose a secure password and change it regularly.

Main Menu

Errors in Gigabee TE0600-01 Schematic

Started by RDT2, October 03, 2011, 07:20:08 PM

Previous topic - Next topic

RDT2

I was looking at the FPGA Pin to board names on the schematic and noticed that a couple of the signals seem to be swapped.

Pin C5 is IO_L2P_0 on the FPGA but was given a signal name of B2B_B0_L2_N
While Pin A5 should be _N but was given a name of _P.

The same goes for Pins A20 and A21.

So my question is which FPGA pin is actually routed to which B2B pin on J1/J2.


Thorsten Trenz

Hi,
it seems, they were swapped during routing, and forgot to cleanup. The labeling of the FPGA Symbol is correct, and the netlabels need to be corrected. We will update the schematic soon.

best regards
Thorsten Trenz


Thorsten Trenz


fpgaengineer


Thorsten Trenz

Hi,
we are currently restructuring our documents. They are now integrated in our homepage download area.
The new link is: http://www.trenz-electronic.de/download/d0/Trenz_Electronic/d1/TE0600-GigaBee_series/d2/TE0600/d3/documents.html

best regards
Thorsten Trenz