Attention: For security reasons,please choose a user name *different* from your login name.
Also make sure to choose a secure password and change it regularly.

Main Menu

Spirit Level example design without NIOS

Started by jakubcabal, April 25, 2021, 12:39:36 PM

Previous topic - Next topic


Hi to all, I tried the accelerometer on the CYC1000 FPGA board. The result is the Spirit Level example (without NIOS) for CYC1000 in my GitHub repository with SPI controllers. In this repository I also started using GHDL tool in GitHub Actions to automate my VHDL simulations. It is an easy-to-use CI for VHDL projects. You can use it as inspiration.


Thanks a lot, that's all I was looking for!


Thanks a lot! this tips is very useful for me.