Author Topic: GPIO input/output on TE0802 from Cortex-R5 ?  (Read 259 times)

jsm

  • Active Member
  • *
  • Posts: 10
GPIO input/output on TE0802 from Cortex-R5 ?
« on: March 13, 2021, 10:09:43 AM »
Hi all,

I would like to be able to drive some GPIO and also trigger an interrupt on GPIO input changes using only the Cortex-R5. It is not clear to me whether this board has any GPIO connected to the Cortex-R5, any advice?

Thanks,
Juan.

JH

  • Global Moderator
  • Hero Member
  • *****
  • Posts: 1623
Re: GPIO input/output on TE0802 from Cortex-R5 ?
« Reply #1 on: March 18, 2021, 06:58:42 AM »
Which GPIO did you mean? GPIO to MIO or to EMIO.
You must enable GPIO (EMIO or free MIO(if available)) in your PS design at first and export xsa again. For drivers and software example see:
https://xilinx-wiki.atlassian.net/wiki/spaces/A/pages/18841745/Baremetal+Drivers+and+Libraries
https://xilinx-wiki.atlassian.net/wiki/spaces/A/pages/18842398/Linux+GPIO+Driver

br
John

jsm

  • Active Member
  • *
  • Posts: 10
Re: GPIO input/output on TE0802 from Cortex-R5 ?
« Reply #2 on: March 18, 2021, 02:06:07 PM »
Hi John,

all I need to do is to drive a pin on the TE0802 from the Cortex-R5 using GPIO, without using the FPGA. Somebody suggested to reconfigure the Grove connector to be used for GPIO instead of I2C. Any other suggestion is also welcomed.

Thanks,
Juan.

JH

  • Global Moderator
  • Hero Member
  • *****
  • Posts: 1623
Re: GPIO input/output on TE0802 from Cortex-R5 ?
« Reply #3 on: March 18, 2021, 02:10:55 PM »
Check where it's connected.

MIO is dedicated Pins for PS. I don't know by heart which pins are avaialbe on any connector.
So in case it's PL, you must configure PS with EMIO end connect EMIO to PL IOs correctly.
In case it's MIO, you must configure PS to MIO GPIO (disable I2C if you want and you know that these MIO are available on connector).
But in any case you must regenerate XSA and all you software file --> fsbl, u-boot, linux .....
br
John

jsm

  • Active Member
  • *
  • Posts: 10
Re: GPIO input/output on TE0802 from Cortex-R5 ?
« Reply #4 on: March 18, 2021, 02:19:44 PM »
Hi John,

I am a beginner with this platform and I am not familiar with the nomenclature. I am expecting initially not to work with the FPGA and not to work with the A53. I just want to run a bare-metal application in the R5. I assume that regenerating the XSA is also needed when we want to work only with the PS and flash only the R5, right?

Thanks a lot,
Juan.

JH

  • Global Moderator
  • Hero Member
  • *****
  • Posts: 1623
Re: GPIO input/output on TE0802 from Cortex-R5 ?
« Reply #5 on: March 18, 2021, 02:26:38 PM »
Hi,
I'm sorry but I can't give step by step tutorials  which explain how you use Xilinx tools and Xilinx devices.
That's all Xilinx related questions.

To understand how ZynqMP works, check https://www.xilinx.com/support/documentation/user_guides/ug1085-zynq-ultrascale-trm.pdf

Here is much more documentation:
https://www.xilinx.com/products/silicon-devices/soc/zynq-ultrascale-mpsoc.html#documentation

We have example design online which runs Hello TE0802 on A53 and also Linux to start with this board (Vivado/Vitis/Petalinux 19.2 ):
https://wiki.trenz-electronic.de/display/PD/TE0802+Test+Board

How you use R5 is a Xilinx topic.

ZynqMP(in general) is not the easy to start for beginner...

br
John