Author Topic: Spirit Level example design without NIOS  (Read 50 times)

jakubcabal

  • Active Member
  • *
  • Posts: 1
Spirit Level example design without NIOS
« on: April 25, 2021, 12:39:36 PM »
Hi to all, I tried the accelerometer on the CYC1000 FPGA board. The result is the Spirit Level example (without NIOS) for CYC1000 in my GitHub repository with SPI controllers. In this repository I also started using GHDL tool in GitHub Actions to automate my VHDL simulations. It is an easy-to-use CI for VHDL projects. You can use it as inspiration.

Technology enthusiast and Digital Design Engineer.