News:

Attention: For security reasons,please choose a user name *different* from your login name.
Also make sure to choose a secure password and change it regularly.

Main Menu

TE0725 and S25FL256S Spansion flash

Started by linasr, April 21, 2020, 11:03:38 AM

Previous topic - Next topic

linasr

Dear All,

is there an example how to use Flash memory on TE0725 module?

I took test_board example, upgraded it to 2019.1 with SREC bootloader SDK example project in Vivado 2019.1. Using Xilisf library I can read all the ID's of the flash, but write commands are failing. That's
Common Flash Interface reading:
Data at 0: 01 02 19 4D
Data at 4: 01 80 32 30
Data at 8: 81 FF FF FF
Data at C: FF FF FF FF
Data at 10: 51 52 59 02
Data at 14: 00 40 00 53
Data at 18: 46 51 00 27
Data at 1C: 36 00 00 06
Data at 20: 08 08 10 02
Data at 24: 02 03 03 19
Data at 28: 02 01 08 00
Data at 2C: 02 1F 00 10
Data at 30: 00 FD 01 00
Data at 34: 01 FF FF FF
Data at 38: FF FF FF FF
Data at 3C: FF FF FF FF
Data at 40: 50 52 49 31
Data at 44: 33 21 02 01
Data at 48: 00 08 00 01
Data at 4C: 03 00 00 07
Data at 50: 01 41 4C 54
Data at 54: 32 30
Looks exactly as Table 53. Manufacturer and Device ID from S25FL256S datasheet.

JH

Hi,
we have 19.2 available now,
https://wiki.trenz-electronic.de/display/PD/TE0725+Test+Board

write into flash with Vivado and boot works, but we didn't use SREC on this example, but we use SREC bootloader on other project:
there was some modification necessary since 2018.2, maybe you need this changes here too. See source code, which is included into TE0712 download.

br
John

linasr

Thank you for your fast reply. So you don't have any software example project how to interface flash on TE0725?

JH

Hi,

test board project is a microblaze design and IP for flash access is included in the test board project. We only didn't add some of Xilinx barmetal software applications for the microblaze design. Xilinx software and examples are available in the SDK.  So export XSA from this testboard project to Vitis and generate QSPI example design from xilinx.
For SREC see also our changes which was necessary since  2018.2 version to get srec bootloader running. --> on older Vivado version it was working without this changes.



br
John


linasr

Thank you very much for the examples. Do you have some example about writing to Flash memory?

JH

Hi,
Xilinx provides samples, they are also available in the SDK, check generated BSP in SDK or:
https://xilinx.github.io/embeddedsw.github.io/qspips/doc/html/api/index.html
br
John

linasr

I looked at these examples, but my chip select pin fails badly go high on time. Please look at the ILA picture attached. I am also toggling a pin to make "software chip select", but it doesn't work either.

JH

Hi,
I've update 19.2 HyperRAM Example Design with SREC:
https://wiki.trenz-electronic.de/display/PD/TE0725+HyperRAM
SREC bootload load hello TE0725 app from QSPI into HyperRAM(HyperRAM IP has Timebomb, Hello TE0725 is running for appr 10min)

Download will be available in appr. one hour. You can identify new file with ZIP name:
https://wiki.trenz-electronic.de/display/PD/TE0725+HyperRAM#TE0725HyperRAM-RevisionHistory

br
John