Attention: For security reasons,please choose a user name *different* from your login name.
Also make sure to choose a secure password and change it regularly.

Main Menu

Setting OPTO Isolate (Port B)

Started by tcmichals, March 09, 2019, 05:56:34 PM

Previous topic - Next topic


Would like to use OPTO Isolate for Port B for the FTDI on the CYC1000 board,  OPTO Isolate Fast Serial is defined in the FTDI manual at section  The goal is to get data at greater then 3Mbps, via USB,  the FTDI chip supports 50Mbps, the current goal is just 10Mbps.

- Would changing Port B From RS232 UART to  OPTO Isolate using FTDI FT Prog cause any issues with JTAG port? 
- Is it possible to restore the EEPROM for the FTDI to the original contents?  Is there a EEPROM image available from trenz or Arrow?

The reason for asking before changing from RS232 to OPTO Isolate, some other vendors JTAG devices using FTDI chip FT Prog app can "brick" the FTDI chip i.e. the user can restore the original operation, JTAG on Port A and Serial on Port B.

The fast serial should should still work with the standard serial drivers.


I have validated that changing port B Opt Isolate does not impact JTAG and virtual serial port still works with Fast Serial Mode.  Now pushing forward on verilog code to support fast serial.

Antti Lukats

hope you got it working, we have used it also in some projects, there is small quartus IP available (will be made available).


>hope you got it working, we have used it also in some projects, there is small quartus IP available (will be made available).
OK,I would like to review it.

Use the fast serial mode to connect to an Avalon master via bytes_to_packets and packets_to_bytes IP.   Attached is an example using python to control the LEDS on the board.

Here is the PDF:

1. Load the CYC1000 to FPGA
2. in the project is python directory.  It is coded to use Linux and the serial interface '/dev/ttyUSB0' if the interface different edit the code.
example: python3
The app walks a '1' across the LEDs

It would be helpful to have a faster SDRAM interface example, for example, add SDRAM to the master using 133Mhz or 100Mhz, using Platform designer.  The end goal is use a Risc-V core instead of NIOS II,  the free version of Quartus does not support cache, floating point etc for NIOS II. 


Attached is the project.