EDDP-EDPS Support
Topics
[1] Xilinx Zynq ZedBoard compatibility
[2] Updating HW config for SDx
[4] EDDP - ADC & PWM synchronization
[5] Change the value in argument registers
[6] SDSoC project platform and Vivado design
[7] How to modify poles pairs parameters in the HLS reference design?
[8] After generate bitstream, What should do the next?
[9] invalid TCL command name "TE::hw_xxxx_xxx"
Navigation
[0] Up one level
[#] Next page
[*] Previous page
Go to full version